face recognition Verilog- gate level model — 2

we have to give input images for that it should create a eigen face by using eigen values and eigen vectors and compare it with the given image matching or not in verilog so that I wanted to implement in the FPGA board

I want it in gate level model